mos
/
mcim
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
mcim/sample/sys.s

7 lines
84 B
ArmAsm
Raw Permalink Blame History

j start
; SYSE ($0)
exit: li %0 $0 sys %0 jr %3
; SYSW ($2)
write: li %0 $2 jr %3
Reference in New Issue View Git Blame Copy Permalink